Projects per year
Personal profile
Courses
Electric Circuits
Introduction to VLSI Design
Overseas Study
Seminar
Introduction to VLSI：Technology and Design
Research on Special Topics
VLSI Testing and Testable Design
Introduction to VLSI Design
Overseas Study
Seminar
Introduction to VLSI：Technology and Design
Research on Special Topics
VLSI Testing and Testable Design
Education
Ph.D., National Tsing Hua University,Taiwan
2003.0-2011.0
2003.0-2011.0
Keywords
- Computer Arithmetic circuits
- Digital image processing circuit
- High-efficiency production is intended to random number
- Mathematical model of the hardware circuit to achieve
- Phase-locked loop design
Fingerprint
Dive into the research topics where Chung-Yi Li is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
Low-Error and Hardware-Efficient Evolutionary Compensation Circuit Design Incorporated in Low-Error Fixed-Width Booth Multiplier for Approximate Computing
Li, C.-Y. (PI)
01/08/24 → 31/07/25
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Positron Emission Tomography Image Resolution-Enhanced Method Based-On Sparse Attention Neural Network in Multi-Voltage Threshold Pet Digitizer
Li, C.-Y. (PI), Chen, S. F. (CoPI), Lin, S. Y. (CoPI) & Liu, C. H. (CoPI)
01/08/23 → 31/07/24
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Robust Cascaded Boost Converter with See-Saw Stress-Relief Control
Li, C.-Y. (PI), Chen, H. C. (CoPI) & Lin, S. Y. (CoPI)
01/08/22 → 31/07/23
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
A Intrinsic Current-Sharing Control with a Voltage Limiter for Wide Range Duty Cycle in Interleaved Voltage-Multiplier Boost Dc-Dc Converter
Li, C.-Y. (PI) & Chen, H. C. (CoPI)
01/08/20 → 31/07/21
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Multiple-Object Optimization of Design in Error-Compensation Circuit of Fixed-Width Booth Multiplier
Li, C.-Y. (PI)
01/08/18 → 31/07/19
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
Research output
-
Low-latency and power-efficient row-based binary-weighted compensator for fixed-width Booth multiplier
Li, C. Y., Hu, H. C., Chen, Y. H. & Lin, S. Y., 04 2025, In: International Journal of Circuit Theory and Applications. 53, 4, p. 2409-2426 18 p.Research output: Contribution to journal › Journal Article › peer-review
-
Sensorless Current Balancing Control for Transormerless Interleaved Boost 3X Converter
Chen, H. C., Lin, Y. T., Chen, C. H. & Li, C. Y., 2025, In: IEEE Transactions on Industry Applications. 61, 3, p. 3982-3989 8 p.Research output: Contribution to journal › Journal Article › peer-review
-
Interactive Analog IC Layout Tool with Real-time Parasitic-aware Automatic Routing Assistance
Chen, Y. T., Nien, C. F., Hsia, C. & Li, C. Y., 2024, APCCAS and PrimeAsia 2024 - 2024 IEEE 20th Asia Pacific Conference on Circuits and Systems and IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics Electronics, Proceeding. Institute of Electrical and Electronics Engineers Inc., p. 149-153 5 p. (APCCAS and PrimeAsia 2024 - 2024 IEEE 20th Asia Pacific Conference on Circuits and Systems and IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics Electronics, Proceeding).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Scopus citations -
Low-latency and power-efficient row-based binary-weighted compensator for fixed-width Booth multiplier
Li, C. Y., Hu, H. C., Chen, Y. H. & Lin, S. Y., 2024, (Accepted/In press) In: International Journal of Circuit Theory and Applications.Research output: Contribution to journal › Journal Article › peer-review
-
Sensorless Current Balancing Control for Interleaved Boost 3X Converter
Chen, H. C., Lin, Y. T., Chen, C. H. & Li, C. Y., 2024, 2024 IEEE Applied Power Electronics Conference and Exposition, APEC 2024. Institute of Electrical and Electronics Engineers Inc., p. 1893-1899 7 p. (Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Scopus citations