Projects per year
Personal profile
Courses
Digital Circuits and Systems
Microelectronic Ciruit Laboratory(Ⅲ)
VLSI Digital Signal Processing Design
Digital Circuits and Systems Laboratory
Embedded System Design
Introduction to Artificial Intelligence
Numerical Method
Special Topics on Memory Circuit Design
Microelectronic Ciruit Laboratory(Ⅲ)
VLSI Digital Signal Processing Design
Digital Circuits and Systems Laboratory
Embedded System Design
Introduction to Artificial Intelligence
Numerical Method
Special Topics on Memory Circuit Design
Education
Ph.D., National Tsing Hua University,Taiwan
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
Keywords
- Digital IC Design
- FPGA Design
Fingerprint
Dive into the research topics where Yuan-Ho Chen is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
Design of a Real-Time Artificial Intelligence Image Processing Chip for Endoscopic Image Enhancement
Chen, Y.-H. (PI) & Lin, S. Y. (CoPI)
01/08/24 → 31/07/25
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Hardware Annealing Chip Design for Quantum-Inspired Computing
Chen, Y.-H. (PI)
01/08/23 → 31/07/24
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Chip Design for a Real-Time Artificial Intelligence Image Processor for Endoscopy Applications
Chen, Y.-H. (PI)
01/08/22 → 31/07/23
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Development of an On-Line Positron Imager for Treatment Response Monitoring in Charged-Particle Therapy( II - III )
Jan, M.-L. (PI), Chen, Y.-H. (CoPI) & Hong, J.-H. (CoPI)
01/08/21 → 31/07/22
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
-
Development of an On-Line Positron Imager for Treatment Response Monitoring in Charged-Particle Therapy( II - III )
Jan, M.-L. (PI), Chen, Y.-H. (CoPI) & Hong, J.-H. (CoPI)
01/08/20 → 31/07/21
Project: National Science and Technology Council › National Science and Technology Council Academic Grants
Research output
-
A Simplified Simulated Annealing Algorithm and Its Implementation
Chu, W. H. & Chen, Y. H., 2024, GCCE 2024 - 2024 IEEE 13th Global Conference on Consumer Electronics. Institute of Electrical and Electronics Engineers Inc., p. 1262-1264 3 p. (GCCE 2024 - 2024 IEEE 13th Global Conference on Consumer Electronics).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
A Very Large-Scale Integration (VLSI) Chip Design for Abnormal Heartbeat Detection Using a Data-Shifting Neural Network (DSNN)
Chen, Y. H., Chen, S. W., Jian, H. W., Lin, S. Y. & Chen, R. S., 2024, In: IEEE Access. 12, p. 14005-14013 9 p.Research output: Contribution to journal › Journal Article › peer-review
Open Access1 Scopus citations -
Design and Implementation of a Very-Large-Scale Integration–Based Annealing Accelerator for Efficiently Solving Combinatorial Optimization Problems
Chen, Y.-H., Nien, C.-F., Chou, C.-A. & Lin, S.-Y., 03 2024, In: IEEE Transactions on Circuits and Systems II: Express Briefs. 0, 0, p. 1 - 5Research output: Contribution to journal › Journal Article › peer-review
-
Design and Implementation of a VLSI-based Annealing Accelerator for Efficiently Solving Combinatorial Optimization Problems
Chen, Y. H., Chou, C. A., Nien, C. F. & Lin, S. Y., 2024, In: IEEE Transactions on Circuits and Systems II: Express Briefs. 71, 9, p. 4291-4295 5 p.Research output: Contribution to journal › Journal Article › peer-review
-
Low-latency and power-efficient row-based binary-weighted compensator for fixed-width Booth multiplier
Li, C. Y., Hu, H. C., Chen, Y. H. & Lin, S. Y., 2024, (Accepted/In press) In: International Journal of Circuit Theory and Applications.Research output: Contribution to journal › Journal Article › peer-review
Prizes
-
2023 Distinguished Teaching Award-Teaching Award
Chen, Y.-H. (Recipient), 2023
Prize: Distinguished Faculty Award › Distinguished Faculty Award-Teaching Award