Translated title of the contribution | Synchronous DRAM Using Double-Data-Rate Architecture |
---|---|
Original language | Chinese (Traditional) |
Supervisors/Advisors |
|
State | Published - 1999 |
Externally published | Yes |
同步動態隨機存取記憶體兩倍速電路架構之研究
王純莉
Research output: Types of Thesis › Master's thesis