同步動態隨機存取記憶體兩倍速電路架構之研究

Translated title of the contribution: Synchronous DRAM Using Double-Data-Rate Architecture
  • 王純莉

Research output: Types of Thesis › Master's thesis

Translated title of the contributionSynchronous DRAM Using Double-Data-Rate Architecture
Original languageChinese (Traditional)
Supervisors/Advisors
  • Chiang, Yi-Chyun, Supervisor
StatePublished - 1999
Externally publishedYes

Access to Document

Cite this