基於深度記憶體架構之時域卷積神經網路晶片設計

Translated title of the contribution: Deep In-Memory Architecture for Time-Domain Convolutional Neural Network Chip Design

許登翔

Research output: Types of Thesis › Master's thesis

Translated title of the contributionDeep In-Memory Architecture for Time-Domain Convolutional Neural Network Chip Design
Original languageChinese (Traditional)
Supervisors/Advisors
  • Wey, I-Chyn, Supervisor
StatePublished - 2023
Externally publishedYes

Access to Document

Cite this