決定性GALS架構之FPGA實現

Translated title of the contribution: FPGA Implementation of a Deterministic GALS Architecture

郭承恩

Research output: Types of Thesis › Master's thesis

Translated title of the contributionFPGA Implementation of a Deterministic GALS Architecture
Original languageChinese (Traditional)
Supervisors/Advisors
  • Chen, Ren-Der, Supervisor
StatePublished - 2007
Externally publishedYes

Access to Document

Cite this