A 0.5V high speed DRAM charge transfer sense amplifier

Hwang Cherng Chow*, Chaung Lin Hsieh

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

A new charge transfer sense amplifier scheme is proposed for high speed 0.5V DRAMs. The combination of both cross-coupled structure and boost capacitance of the proposed sense amplifier leads to the maximum voltage difference between sense nodes and 40% faster operation than prior art circuits.

Original languageEnglish
Title of host publication2007 50th Midwest Symposium on Circuits and Systems, MWSCAS - Conference Proceedings
Pages1293-1296
Number of pages4
DOIs
StatePublished - 2007
Event2007 50th Midwest Symposium on Circuits and Systems, MWSCAS - Conference - Montreal, QC, Canada
Duration: 05 08 200708 08 2007

Publication series

NameMidwest Symposium on Circuits and Systems
ISSN (Print)1548-3746

Conference

Conference2007 50th Midwest Symposium on Circuits and Systems, MWSCAS - Conference
Country/TerritoryCanada
CityMontreal, QC
Period05/08/0708/08/07

Fingerprint

Dive into the research topics of 'A 0.5V high speed DRAM charge transfer sense amplifier'. Together they form a unique fingerprint.

Cite this