A high precision all-digital phase-locked loop with low power and low jitter
- Hwang Cherng Chow*
- , Chung Hsin Su
*Corresponding author for this work
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review