Abstract
A low-insertion-loss V-band complementary metal-oxide-semiconductor (CMOS) band-pass filter is demonstrated. The proposed filter architecture has the following features: the low-frequency transmission-zero (ω z1) and the high-frequency transmission-zero (ω z2) can be tuned individually by adjusting the value of the series capacitor (C s) and the size of the built-in inductor-capacitor (LC) resonator, respectively. The folded short-stub technique is used to reduce the chip size of the filter. To reduce the silicon substrate loss, the CMOS-process-compatible backside inductively-coupled-plasma (ICP) deep trench technology is used to selectively remove the silicon underneath the filter. After the ICP etching, the filter achieves insertion-loss (1/S 21) lower than 3 dB over the frequency range of 46.5-85.5 GHz. The minimum insertion-loss is -1:8 dB at 60 GHz.
Original language | English |
---|---|
Article number | 034201 |
Journal | Japanese Journal of Applied Physics |
Volume | 51 |
Issue number | 3 PART 1 |
DOIs | |
State | Published - 03 2012 |