Skip to main navigation Skip to search Skip to main content

A Novel Dual Synchronous Reference Frame Phase Locked Loop for Rapid Detection of Grid Variables

  • Surya Chandra Gulipalli*
  • , Mohanraj Bellie Subramani*
  • , Srinivas Gudey
  • , Chia Chi Chu*
  • *Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

For a fast and reliable operation of grid monitoring, protection and control systems, accurate and high-speed estimation of phase angles, frequency, and magnitude of a grid voltage is highly necessary. To achieve this purpose versatile synchronization devices had been developed by various researchers over the years. Of all these, Phase locked loop(PLL) gained special attention owing to their advantages. In recent years, there have been many attempts to design more advanced and sophisticated PLLs for three-phase applications to cope up with technological requirements of smart grid applications. This paper focuses on improving the speed of PLLs by using Dual Synchronous Reference Frame (DSRF-PLL) unlike the traditional single synchronous Reference Frame PLL (SRF-PLL). The proposed method tracked the parameter under variation in a spectacular manner without any overshoots and a very minimal transient effects on other parameters. Experimental results had shown that in applications with harmonic free environments this system is highly recommendable. In the presence of harmonics, a multiple delayed signal cancellation (MDSC) based pre-filter is found to be more advantageous.

Original languageEnglish
Title of host publicationProceedings of 2021 IEEE 2nd International Conference on Smart Technologies for Power, Energy and Control, STPEC 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781665443197
DOIs
StatePublished - 2021
Externally publishedYes
Event2nd IEEE International Conference on Smart Technologies for Power, Energy and Control, STPEC 2021 - Bilaspur, India
Duration: 19 12 202122 12 2021

Publication series

NameProceedings of 2021 IEEE 2nd International Conference on Smart Technologies for Power, Energy and Control, STPEC 2021

Conference

Conference2nd IEEE International Conference on Smart Technologies for Power, Energy and Control, STPEC 2021
Country/TerritoryIndia
CityBilaspur
Period19/12/2122/12/21

Bibliographical note

Publisher Copyright:
© 2021 IEEE.

Keywords

  • Phase-locked loop (PLL)
  • grid frequency
  • harmonics
  • phase-angle

Fingerprint

Dive into the research topics of 'A Novel Dual Synchronous Reference Frame Phase Locked Loop for Rapid Detection of Grid Variables'. Together they form a unique fingerprint.

Cite this