A scalable DCO design for portable ADPLL designs

Chia Tsun Wu*, Wei Wang, I. Chyn Wey, An Yeu Wu

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

19 Scopus citations

Abstract

A novel Digital Controlled Oscillator (DCO) design methodology is presented in this paper. The new design methodology includes a scalable DCO architecture and the developed design flow. With precise analysis in early stage, the design effort of DCO can be reduced significantly. The proposed DCO architecture has the characteristics of, high resolution, flexible operating range, and easy design. The design is suitable for high performance clock generator in System on a Chip (SoC) application.

Original languageEnglish
Article number1465869
Pages (from-to)5449-5452
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
DOIs
StatePublished - 2005
Externally publishedYes
EventIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
Duration: 23 05 200526 05 2005

Fingerprint

Dive into the research topics of 'A scalable DCO design for portable ADPLL designs'. Together they form a unique fingerprint.

Cite this