Abstract
This letter presents a low-complexity redecoding-based error-floor lowering technique for quasi-cyclic low-density parity-check codes, where a predetermined set of variable nodes are attenuated before the redecoding. Using a two-stage off-line search, the attenuation set is determined based on the error patterns collected from the standard decoding simulation. It is shown that the error floor can be effectively lowered, and only a negligible amount of complexity is introduced.
| Original language | English |
|---|---|
| Article number | 8434230 |
| Pages (from-to) | 1988-1991 |
| Number of pages | 4 |
| Journal | IEEE Communications Letters |
| Volume | 22 |
| Issue number | 10 |
| DOIs | |
| State | Published - 10 2018 |
Bibliographical note
Publisher Copyright:© 1997-2012 IEEE.
Keywords
- Low-complexity decoder
- error floor
- low-density parity-check (LDPC) codes