An IDD receiver of LDPC coded modulation scheme for flash memory applications

Mao Ruei Li; Ting Yu Kuan; Huang Chang Lee; Yeong Luh Ueng

doi:10.1109/APCCAS.2016.7803956

An IDD receiver of LDPC coded modulation scheme for flash memory applications

Mao Ruei Li, Ting Yu Kuan, Huang Chang Lee, Yeong Luh Ueng

Department of Electrical Engineering

National Tsing Hua University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

A previous study shows that a low-density parity-check (LDPC) coded modulation scheme with an extremely sparse parity-check matrix and non-Gray mapping is able to achieve an error-rate performance compatible to that of a conventional Gray-mapping based scheme. This paper presents an associated iterative demodulation and decoding (IDD) receiver architecture that is targeted at flash memory applications. By adopting this extremely spare LDPC code, both the storage and the computational complexity of the decoder are lowered. The complexity of demodulator is also reduced by using the proposed simplified method. Moreover, a two-codeword scheduling approach is used so as to minimize the idles and, hence, a high throughput can be achieved. Compared to the conventional Gray-based scheme, the proposed scheme provides a similar error performance and a better hardware efficiency.

Original language	English
Title of host publication	2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	289-292
Number of pages	4
ISBN (Electronic)	9781509015702
DOIs	https://doi.org/10.1109/APCCAS.2016.7803956
State	Published - 03 01 2017
Event	2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016 - Jeju, Korea, Republic of Duration: 25 10 2016 → 28 10 2016

Publication series

Name	2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016

Conference

Conference	2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016
Country/Territory	Korea, Republic of
City	Jeju
Period	25/10/16 → 28/10/16

Bibliographical note

Publisher Copyright:
© 2016 IEEE.

Keywords

Flash memory
LDPC codes
coded modulation
iterative demodulation and decoding (IDD)

Access to Document

10.1109/APCCAS.2016.7803956

Cite this

Li, M. R., Kuan, T. Y., Lee, H. C., & Ueng, Y. L. (2017). An IDD receiver of LDPC coded modulation scheme for flash memory applications. In 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016 (pp. 289-292). Article 7803956 (2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APCCAS.2016.7803956

@inproceedings{b25e950cf48f4de9a79bac5fde29f962,

title = "An IDD receiver of LDPC coded modulation scheme for flash memory applications",

abstract = "A previous study shows that a low-density parity-check (LDPC) coded modulation scheme with an extremely sparse parity-check matrix and non-Gray mapping is able to achieve an error-rate performance compatible to that of a conventional Gray-mapping based scheme. This paper presents an associated iterative demodulation and decoding (IDD) receiver architecture that is targeted at flash memory applications. By adopting this extremely spare LDPC code, both the storage and the computational complexity of the decoder are lowered. The complexity of demodulator is also reduced by using the proposed simplified method. Moreover, a two-codeword scheduling approach is used so as to minimize the idles and, hence, a high throughput can be achieved. Compared to the conventional Gray-based scheme, the proposed scheme provides a similar error performance and a better hardware efficiency.",

keywords = "Flash memory, LDPC codes, coded modulation, iterative demodulation and decoding (IDD)",

author = "Li, {Mao Ruei} and Kuan, {Ting Yu} and Lee, {Huang Chang} and Ueng, {Yeong Luh}",

note = "Publisher Copyright: {\textcopyright} 2016 IEEE.; 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016 ; Conference date: 25-10-2016 Through 28-10-2016",

year = "2017",

month = jan,

day = "3",

doi = "10.1109/APCCAS.2016.7803956",

language = "英语",

series = "2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "289--292",

booktitle = "2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016",

address = "美国",

}

Li, MR, Kuan, TY, Lee, HC & Ueng, YL 2017, An IDD receiver of LDPC coded modulation scheme for flash memory applications. in 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016., 7803956, 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016, Institute of Electrical and Electronics Engineers Inc., pp. 289-292, 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016, Jeju, Korea, Republic of, 25/10/16. https://doi.org/10.1109/APCCAS.2016.7803956

An IDD receiver of LDPC coded modulation scheme for flash memory applications. / Li, Mao Ruei; Kuan, Ting Yu; Lee, Huang Chang et al.
2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016. Institute of Electrical and Electronics Engineers Inc., 2017. p. 289-292 7803956 (2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An IDD receiver of LDPC coded modulation scheme for flash memory applications

AU - Li, Mao Ruei

AU - Kuan, Ting Yu

AU - Lee, Huang Chang

AU - Ueng, Yeong Luh

PY - 2017/1/3

Y1 - 2017/1/3

N2 - A previous study shows that a low-density parity-check (LDPC) coded modulation scheme with an extremely sparse parity-check matrix and non-Gray mapping is able to achieve an error-rate performance compatible to that of a conventional Gray-mapping based scheme. This paper presents an associated iterative demodulation and decoding (IDD) receiver architecture that is targeted at flash memory applications. By adopting this extremely spare LDPC code, both the storage and the computational complexity of the decoder are lowered. The complexity of demodulator is also reduced by using the proposed simplified method. Moreover, a two-codeword scheduling approach is used so as to minimize the idles and, hence, a high throughput can be achieved. Compared to the conventional Gray-based scheme, the proposed scheme provides a similar error performance and a better hardware efficiency.

AB - A previous study shows that a low-density parity-check (LDPC) coded modulation scheme with an extremely sparse parity-check matrix and non-Gray mapping is able to achieve an error-rate performance compatible to that of a conventional Gray-mapping based scheme. This paper presents an associated iterative demodulation and decoding (IDD) receiver architecture that is targeted at flash memory applications. By adopting this extremely spare LDPC code, both the storage and the computational complexity of the decoder are lowered. The complexity of demodulator is also reduced by using the proposed simplified method. Moreover, a two-codeword scheduling approach is used so as to minimize the idles and, hence, a high throughput can be achieved. Compared to the conventional Gray-based scheme, the proposed scheme provides a similar error performance and a better hardware efficiency.

KW - Flash memory

KW - LDPC codes

KW - coded modulation

KW - iterative demodulation and decoding (IDD)

UR - http://www.scopus.com/inward/record.url?scp=85011105498&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2016.7803956

DO - 10.1109/APCCAS.2016.7803956

M3 - 会议稿件

AN - SCOPUS:85011105498

T3 - 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016

SP - 289

EP - 292

BT - 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016

Y2 - 25 October 2016 through 28 October 2016

ER -

Li MR, Kuan TY, Lee HC, Ueng YL. An IDD receiver of LDPC coded modulation scheme for flash memory applications. In 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016. Institute of Electrical and Electronics Engineers Inc. 2017. p. 289-292. 7803956. (2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016). doi: 10.1109/APCCAS.2016.7803956

An IDD receiver of LDPC coded modulation scheme for flash memory applications

Abstract

Publication series

Conference

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this