An optimization-based low-power voltage scaling technique using multiple supply voltages

Yi Jong Yeh; Sy Yen Kuo

doi:10.1109/iscas.2001.922103

An optimization-based low-power voltage scaling technique using multiple supply voltages

Yi Jong Yeh, Sy Yen Kuo

National Taiwan University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

14 Scopus citations

Abstract

In this paper, we proposed a voltage scaling technique with multiple supply voltages for low-power designs. We considered the path sensitization as well as releasing the clustering constraint applied in the CVS (Clustered Voltage Scaling) technique. Our technique operates the gates with the lowest feasible supply voltages and then uses an existing path selection algorithm for optimization. Experiments are conducted on the ISCAS85 benchmarks and the results show that about 20% power on average can be further reduced by our technique in comparison with the CVS technique.

Original language	English
Title of host publication	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Publisher	IEEE Computer Society
Pages	535-538
Number of pages	4
ISBN (Print)	0780366859, 9780780366855
DOIs	https://doi.org/10.1109/iscas.2001.922103
State	Published - 2001
Externally published	Yes
Event	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia Duration: 06 05 2001 → 09 05 2001

Publication series

Name	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume	5

Conference

Conference	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
Country/Territory	Australia
City	Sydney, NSW
Period	06/05/01 → 09/05/01

Access to Document

10.1109/iscas.2001.922103

Cite this

Yeh, Y. J., & Kuo, S. Y. (2001). An optimization-based low-power voltage scaling technique using multiple supply voltages. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (pp. 535-538). Article 922103 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 5). IEEE Computer Society. https://doi.org/10.1109/iscas.2001.922103

@inproceedings{862b6d9f8e32480594c14d8e672fc0c5,

title = "An optimization-based low-power voltage scaling technique using multiple supply voltages",

abstract = "In this paper, we proposed a voltage scaling technique with multiple supply voltages for low-power designs. We considered the path sensitization as well as releasing the clustering constraint applied in the CVS (Clustered Voltage Scaling) technique. Our technique operates the gates with the lowest feasible supply voltages and then uses an existing path selection algorithm for optimization. Experiments are conducted on the ISCAS85 benchmarks and the results show that about 20% power on average can be further reduced by our technique in comparison with the CVS technique.",

author = "Yeh, {Yi Jong} and Kuo, {Sy Yen}",

year = "2001",

doi = "10.1109/iscas.2001.922103",

language = "英语",

isbn = "0780366859",

series = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

publisher = "IEEE Computer Society",

pages = "535--538",

booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

address = "美国",

note = "2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 ; Conference date: 06-05-2001 Through 09-05-2001",

}

Yeh, YJ & Kuo, SY 2001, An optimization-based low-power voltage scaling technique using multiple supply voltages. in ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings., 922103, ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, vol. 5, IEEE Computer Society, pp. 535-538, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 06/05/01. https://doi.org/10.1109/iscas.2001.922103

An optimization-based low-power voltage scaling technique using multiple supply voltages. / Yeh, Yi Jong; Kuo, Sy Yen.
ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. IEEE Computer Society, 2001. p. 535-538 922103 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 5).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An optimization-based low-power voltage scaling technique using multiple supply voltages

AU - Yeh, Yi Jong

AU - Kuo, Sy Yen

PY - 2001

Y1 - 2001

N2 - In this paper, we proposed a voltage scaling technique with multiple supply voltages for low-power designs. We considered the path sensitization as well as releasing the clustering constraint applied in the CVS (Clustered Voltage Scaling) technique. Our technique operates the gates with the lowest feasible supply voltages and then uses an existing path selection algorithm for optimization. Experiments are conducted on the ISCAS85 benchmarks and the results show that about 20% power on average can be further reduced by our technique in comparison with the CVS technique.

AB - In this paper, we proposed a voltage scaling technique with multiple supply voltages for low-power designs. We considered the path sensitization as well as releasing the clustering constraint applied in the CVS (Clustered Voltage Scaling) technique. Our technique operates the gates with the lowest feasible supply voltages and then uses an existing path selection algorithm for optimization. Experiments are conducted on the ISCAS85 benchmarks and the results show that about 20% power on average can be further reduced by our technique in comparison with the CVS technique.

UR - http://www.scopus.com/inward/record.url?scp=0035018294&partnerID=8YFLogxK

U2 - 10.1109/iscas.2001.922103

DO - 10.1109/iscas.2001.922103

M3 - 会议稿件

AN - SCOPUS:0035018294

SN - 0780366859

SN - 9780780366855

T3 - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

SP - 535

EP - 538

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

PB - IEEE Computer Society

T2 - 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001

Y2 - 6 May 2001 through 9 May 2001

ER -

Yeh YJ, Kuo SY. An optimization-based low-power voltage scaling technique using multiple supply voltages. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. IEEE Computer Society. 2001. p. 535-538. 922103. (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings). doi: 10.1109/iscas.2001.922103

An optimization-based low-power voltage scaling technique using multiple supply voltages

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this