Skip to main navigation Skip to search Skip to main content

Automated wafer defect map generation for process yield improvement

  • Cher Ming Tan*
  • , Kheng Tuan Lau
  • *Corresponding author for this work
  • Nanyang Technological University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

8 Scopus citations

Abstract

Spatial Signature Analysis (SSA) is used to detect a reoccurring failure signature in today wafer fabrication. In order for SSA to be effective, it must correlate the signature to a wafer defect maps library. However, classifying the signatures for the library is time consuming and tedious. The Manual Visual Inspection (MVI) of several failure bins in a wafer map for multiple lots can lead to fatigue for the operator and resulted in inaccurate representation of the failure signature. Hence, an automated wafer map extraction process is proposed here to replace the MVI while ensuring accuracy of the failure signature library. Clustering tool namely Density-Based Spatial Clustering of Applications with Noise (DBSCAN) is utilized to extract the wafer spatial signature while ignoring the outliners. The appropriate size for the clustered signature is investigated and its performance is compared to the MVI signature. The analysis shows that for 3 selected failure modes, 20% occurrence rate clustered pattern provide similar performance to a 50% MVI signature. The proposed technique leads to a significant reduction in the time required for extracting current and new signatures, allowing faster yield response and improvement.

Original languageEnglish
Title of host publication2011 International Symposium on Integrated Circuits, ISIC 2011
Pages313-316
Number of pages4
DOIs
StatePublished - 2011
Externally publishedYes
Event2011 International Symposium on Integrated Circuits, ISIC 2011 - SingaporeSingapore, Singapore
Duration: 12 12 2011 → 14 12 2011

Publication series

Name2011 International Symposium on Integrated Circuits, ISIC 2011

Conference

Conference2011 International Symposium on Integrated Circuits, ISIC 2011
Country/TerritorySingapore
CitySingaporeSingapore
Period12/12/11 → 14/12/11

Keywords

  • Clustering
  • DBSCAN
  • Failure Bins
  • Library
  • SSA
  • Wafer Defect Map

Fingerprint

Dive into the research topics of 'Automated wafer defect map generation for process yield improvement'. Together they form a unique fingerprint.

Cite this