Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models

Herng Jer Lee; Chia Chi Chu; Wu Shiung Feng

doi:10.1109/APCCAS.2002.1114949

Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models

Herng Jer Lee
, Chia Chi Chu
, Wu Shiung Feng

Chang Gung University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

2 Scopus citations

Abstract

A comprehensive crosstalk estimation method, using coupled RLC-tree models, in high-speed VLSI interconnects is provided. Based on recursive formulas for the moment computations of RLC-tree models, and a general reduced-order model to approximate the waveform of coupling noise, the waveform can be accurately estimated. The influences of inductance effects on crosstalk can be truly captured by our crosstalk-metric models. Fundamental developments of the proposed method are described in detail. Experimental results show the improved accuracy of the proposed method.

Original language	English
Title of host publication	Proceedings - APCCAS 2002
Subtitle of host publication	Asia-Pacific Conference on Circuits and Systems
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	257-262
Number of pages	6
ISBN (Electronic)	0780376900
DOIs	https://doi.org/10.1109/APCCAS.2002.1114949
State	Published - 2002
Event	Asia-Pacific Conference on Circuits and Systems, APCCAS 2002 - Denpasar, Bali, Indonesia Duration: 28 10 2002 → 31 10 2002

Publication series

Name	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Volume	1

Conference

Conference	Asia-Pacific Conference on Circuits and Systems, APCCAS 2002
Country/Territory	Indonesia
City	Denpasar, Bali
Period	28/10/02 → 31/10/02

Bibliographical note

Publisher Copyright:
© 2002 IEEE.

Keywords

Capacitance
Computational modeling
Crosstalk
Inductance
Mutual coupling
Noise reduction
Reduced order systems
Very large scale integration
Voltage
Wires

Access to Document

10.1109/APCCAS.2002.1114949

Cite this

Lee, H. J., Chu, C. C., & Feng, W. S. (2002). Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models. In Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems (pp. 257-262). Article 1114949 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS; Vol. 1). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APCCAS.2002.1114949

@inproceedings{b41831a2936d49878d3d53e5145044de,

title = "Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models",

abstract = "A comprehensive crosstalk estimation method, using coupled RLC-tree models, in high-speed VLSI interconnects is provided. Based on recursive formulas for the moment computations of RLC-tree models, and a general reduced-order model to approximate the waveform of coupling noise, the waveform can be accurately estimated. The influences of inductance effects on crosstalk can be truly captured by our crosstalk-metric models. Fundamental developments of the proposed method are described in detail. Experimental results show the improved accuracy of the proposed method.",

keywords = "Capacitance, Computational modeling, Crosstalk, Inductance, Mutual coupling, Noise reduction, Reduced order systems, Very large scale integration, Voltage, Wires",

author = "Lee, \{Herng Jer\} and Chu, \{Chia Chi\} and Feng, \{Wu Shiung\}",

note = "Publisher Copyright: {\textcopyright} 2002 IEEE.; Asia-Pacific Conference on Circuits and Systems, APCCAS 2002 ; Conference date: 28-10-2002 Through 31-10-2002",

year = "2002",

doi = "10.1109/APCCAS.2002.1114949",

language = "英语",

series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "257--262",

booktitle = "Proceedings - APCCAS 2002",

address = "美国",

}

Lee, HJ, Chu, CC & Feng, WS 2002, Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models. in Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems., 1114949, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, vol. 1, Institute of Electrical and Electronics Engineers Inc., pp. 257-262, Asia-Pacific Conference on Circuits and Systems, APCCAS 2002, Denpasar, Bali, Indonesia, 28/10/02. https://doi.org/10.1109/APCCAS.2002.1114949

Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models. / Lee, Herng Jer; Chu, Chia Chi; Feng, Wu Shiung.
Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2002. p. 257-262 1114949 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS; Vol. 1).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models

AU - Lee, Herng Jer

AU - Chu, Chia Chi

AU - Feng, Wu Shiung

PY - 2002

Y1 - 2002

N2 - A comprehensive crosstalk estimation method, using coupled RLC-tree models, in high-speed VLSI interconnects is provided. Based on recursive formulas for the moment computations of RLC-tree models, and a general reduced-order model to approximate the waveform of coupling noise, the waveform can be accurately estimated. The influences of inductance effects on crosstalk can be truly captured by our crosstalk-metric models. Fundamental developments of the proposed method are described in detail. Experimental results show the improved accuracy of the proposed method.

AB - A comprehensive crosstalk estimation method, using coupled RLC-tree models, in high-speed VLSI interconnects is provided. Based on recursive formulas for the moment computations of RLC-tree models, and a general reduced-order model to approximate the waveform of coupling noise, the waveform can be accurately estimated. The influences of inductance effects on crosstalk can be truly captured by our crosstalk-metric models. Fundamental developments of the proposed method are described in detail. Experimental results show the improved accuracy of the proposed method.

KW - Capacitance

KW - Computational modeling

KW - Crosstalk

KW - Inductance

KW - Mutual coupling

KW - Noise reduction

KW - Reduced order systems

KW - Very large scale integration

KW - Voltage

KW - Wires

UR - https://www.scopus.com/pages/publications/84948986069

U2 - 10.1109/APCCAS.2002.1114949

DO - 10.1109/APCCAS.2002.1114949

M3 - 会议稿件

AN - SCOPUS:84948986069

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 257

EP - 262

BT - Proceedings - APCCAS 2002

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Asia-Pacific Conference on Circuits and Systems, APCCAS 2002

Y2 - 28 October 2002 through 31 October 2002

ER -

Lee HJ, Chu CC, Feng WS. Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models. In Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc. 2002. p. 257-262. 1114949. (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). doi: 10.1109/APCCAS.2002.1114949

Crosstalk estimation in high-speed VLSI interconnect using coupled RLC-tree models

Abstract

Publication series

Conference

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this