Abstract
In this paper, we focus on the design of digital baseband inner receiver for Power Line Communication (PLC) system based on IEEE P1901 specification. The baseband receiver is composed of digital received filter, synchronization, fast Fourier transform (FFT), channel estimation/equalization and timing frequency offset (TFO) synchronization. The baseband receiver provides the throughput rate of 170 Mbps with 1024-QAM constellation. The chip is designed with 90 nm CMOS process. The core area is 2.071×2.071 mm2 with the power consumption of 89.9 mW at the supply voltage of 1.0 V.
Original language | English |
---|---|
Title of host publication | 2015 IEEE International Conference on Consumer Electronics - Taiwan, ICCE-TW 2015 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 210-211 |
Number of pages | 2 |
ISBN (Electronic) | 9781479987443 |
DOIs | |
State | Published - 20 08 2015 |
Externally published | Yes |
Event | 2nd IEEE International Conference on Consumer Electronics - Taiwan, ICCE-TW 2015 - Taipei, Taiwan Duration: 06 06 2015 → 08 06 2015 |
Publication series
Name | 2015 IEEE International Conference on Consumer Electronics - Taiwan, ICCE-TW 2015 |
---|
Conference
Conference | 2nd IEEE International Conference on Consumer Electronics - Taiwan, ICCE-TW 2015 |
---|---|
Country/Territory | Taiwan |
City | Taipei |
Period | 06/06/15 → 08/06/15 |
Bibliographical note
Publisher Copyright:© 2015 IEEE.
Keywords
- Baseband
- Channel estimation
- Layout
- Least squares approximations
- OFDM
- Receivers
- Synchronization