Fault Tolerance Techniques for Systolic Arrays

Jacob A. Abraham; Prithviraj Banerjee; Chien Yi Chen; W. Kent Fuchs; Sy Yen Kuo; A. L. Narasimha Reddy

doi:10.1109/MC.1987.1663621

Fault Tolerance Techniques for Systolic Arrays

Jacob A. Abraham, Prithviraj Banerjee, Chien Yi Chen, W. Kent Fuchs, Sy Yen Kuo, A. L. Narasimha Reddy

University of Illinois at Urbana-Champaign

Research output: Contribution to specialist publication › Specialist publication Article

60 Scopus citations

Abstract

This article describes various techniques for fault tolerance that can be applied to systolic array architectures. The approach of algorithm-based fault tolerance is shown to be the natural one for such systems.

Original language	English
Pages	65-75
Number of pages	11
Volume	20
No	7
Specialist publication	Computer
DOIs	https://doi.org/10.1109/MC.1987.1663621
State	Published - 07 1987
Externally published	Yes

Access to Document

10.1109/MC.1987.1663621

Cite this

@misc{8f6e6f1fea204d0d80359114797f7bb2,

title = "Fault Tolerance Techniques for Systolic Arrays",

abstract = "This article describes various techniques for fault tolerance that can be applied to systolic array architectures. The approach of algorithm-based fault tolerance is shown to be the natural one for such systems.",

author = "Abraham, {Jacob A.} and Prithviraj Banerjee and Chen, {Chien Yi} and Fuchs, {W. Kent} and Kuo, {Sy Yen} and {Narasimha Reddy}, {A. L.}",

year = "1987",

month = jul,

doi = "10.1109/MC.1987.1663621",

language = "英语",

volume = "20",

pages = "65--75",

journal = "Computer",

issn = "0018-9162",

publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Fault Tolerance Techniques for Systolic Arrays

AU - Abraham, Jacob A.

AU - Banerjee, Prithviraj

AU - Chen, Chien Yi

AU - Fuchs, W. Kent

AU - Kuo, Sy Yen

AU - Narasimha Reddy, A. L.

PY - 1987/7

Y1 - 1987/7

N2 - This article describes various techniques for fault tolerance that can be applied to systolic array architectures. The approach of algorithm-based fault tolerance is shown to be the natural one for such systems.

AB - This article describes various techniques for fault tolerance that can be applied to systolic array architectures. The approach of algorithm-based fault tolerance is shown to be the natural one for such systems.

UR - http://www.scopus.com/inward/record.url?scp=0023383271&partnerID=8YFLogxK

U2 - 10.1109/MC.1987.1663621

DO - 10.1109/MC.1987.1663621

M3 - 文章

AN - SCOPUS:0023383271

SN - 0018-9162

VL - 20

SP - 65

EP - 75

JO - Computer

JF - Computer

ER -

Fault Tolerance Techniques for Systolic Arrays

Abstract

Access to Document

Other files and links

Fingerprint

Cite this