| Translated title of the contribution | 使用選擇性卷積層之高效卷積神經網絡晶片設計 |
|---|---|
| Original language | American English |
| Supervisors/Advisors |
|
| State | Published - 2022 |
| Externally published | Yes |
Highly Efficient Convolution Neural Network chip design using Selective Convolution Layer
黃子桓
Research output: Types of Thesis › Master's thesis