Low-complexity bit-parallel systolic architecture for computing AB2 + C in a class of finite field GF(2m)

Chiou Yng Lee*, Erl Huei Lu, Lir Fang Sun

*Corresponding author for this work

Research output: Contribution to journalJournal Article peer-review

32 Scopus citations

Abstract

An algorithm for computing AB2 + C over a finite field GF(2m) is presented using the properties of the irreducible all one polynomial of degree m. Based on the algorithm, a parallel-in parallel-out systolic multiplier is proposed. The architecture of the multiplier is very simple, regular, modular, and exhibits very low latency and propagation delay. Therefore, it is suitable for very large scale integration implementation of cryptosystems.

Original languageEnglish
Pages (from-to)519-523
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume48
Issue number5
DOIs
StatePublished - 05 2001

Keywords

  • All one polynomial (AOP)
  • Finite field
  • Latency
  • Systolic multiplier

Fingerprint

Dive into the research topics of 'Low-complexity bit-parallel systolic architecture for computing AB2 + C in a class of finite field GF(2m)'. Together they form a unique fingerprint.

Cite this