Abstract
An algorithm for computing AB2 + C over a finite field GF(2m) is presented using the properties of the irreducible all one polynomial of degree m. Based on the algorithm, a parallel-in parallel-out systolic multiplier is proposed. The architecture of the multiplier is very simple, regular, modular, and exhibits very low latency and propagation delay. Therefore, it is suitable for very large scale integration implementation of cryptosystems.
Original language | English |
---|---|
Pages (from-to) | 519-523 |
Number of pages | 5 |
Journal | IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing |
Volume | 48 |
Issue number | 5 |
DOIs | |
State | Published - 05 2001 |
Keywords
- All one polynomial (AOP)
- Finite field
- Latency
- Systolic multiplier