Skip to main navigation Skip to search Skip to main content

Low insertion loss Ka-band SPST switch using S-GCPW designs

  • Kuan Liang Cho*
  • , Hsien Chin Chiu
  • , Yen Chang Tu
  • , Chia Sung Wu
  • *Corresponding author for this work
  • Chang Gung University

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presented 28 GHz single-pole-single-throw switch using a 0.18 m CMOS process. The CMOS transistors are designed to have a high substrate resistance to minimize the insertion loss and improve power handling capability. The SPST switch has insertion loss of 7.2 dB and isolation is greater than-29 dB at 24 GHz.

Original languageEnglish
Title of host publication2012 4th International High Speed Intelligent Communication Forum, HSIC 2012, Proceeding
Pages26-28
Number of pages3
DOIs
StatePublished - 2012
Event2012 4th International High Speed Intelligent Communication Forum, HSIC 2012 - Nanjing, China
Duration: 10 05 201211 05 2012

Publication series

Name2012 4th International High Speed Intelligent Communication Forum, HSIC 2012, Proceeding

Conference

Conference2012 4th International High Speed Intelligent Communication Forum, HSIC 2012
Country/TerritoryChina
CityNanjing
Period10/05/1211/05/12

Keywords

  • CMOS switch
  • SPST
  • microwave switch

Fingerprint

Dive into the research topics of 'Low insertion loss Ka-band SPST switch using S-GCPW designs'. Together they form a unique fingerprint.

Cite this