Skip to main navigation Skip to search Skip to main content

Novel sidewall strained-Si channel nMOSFET

  • K. C. Liu*
  • , X. Wang
  • , E. Quinones
  • , X. Chen
  • , X. D. Chen
  • , D. Kencke
  • , B. Anantharam
  • , S. K. Ray
  • , S. K. Oswal
  • , S. K. Banerjee
  • *Corresponding author for this work
  • University of Texas at Austin

Research output: Contribution to conferenceConference Paperpeer-review

Abstract

A sidewall tensile-strained Si nMOSFET that does not use a conventional relaxed SiGe buffer layer is presented. The key step is that approximately 120 angstroms Si cap layer is grown over the whole wafer to form tensile-strained Si on the sidewall of tetragonal SiGe, in which the lattice constant parallel to the sidewall of the pillar is stretched out and is larger than that of bulk Si. Electrical results show very good Id-Vg and Id-Vd characteristics. This vertical device shows less punchthrough effects in such a short channel and good on-off transistor characteristics.

Original languageEnglish
Pages180-181
Number of pages2
StatePublished - 1999
Externally publishedYes
EventProceedings of the 1999 57th Annual Device Research Conference Digest (DRC) - Santa Barbara, CA, USA
Duration: 28 06 199930 06 1999

Conference

ConferenceProceedings of the 1999 57th Annual Device Research Conference Digest (DRC)
CitySanta Barbara, CA, USA
Period28/06/9930/06/99

Fingerprint

Dive into the research topics of 'Novel sidewall strained-Si channel nMOSFET'. Together they form a unique fingerprint.

Cite this