Parallel subcircuit extraction algorithm on GPGPUs

Che Lun Hung; Hsiao Hsi Wang; Chun Ting Fu; Chia Shin Ou

doi:10.1109/HPCC.2014.202

Parallel subcircuit extraction algorithm on GPGPUs

Che Lun Hung, Hsiao Hsi Wang, Chun Ting Fu, Chia Shin Ou

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

Subcircuit Extraction plays an important role in Computer-Aided-Design of digital circuits. With the rapid growth of wafer processing technologies, the integration is from very large scale to giga large scale. Therefore, to extract sub circuits from such large scale integration is computation-consuming problem. In this paper, we propose a parallel sub circuit extraction algorithm on graphic processing unit. The experimental result shows that the proposed algorithm can achieve over 3x-7x times faster than serial algorithm.

Original language	English
Title of host publication	Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1248-1252
Number of pages	5
ISBN (Electronic)	9781479961238
DOIs	https://doi.org/10.1109/HPCC.2014.202
State	Published - 09 03 2014
Externally published	Yes
Event	16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014 - Paris, France Duration: 20 08 2014 → 22 08 2014

Publication series

Name	Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014

Conference

Conference	16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014
Country/Territory	France
City	Paris
Period	20/08/14 → 22/08/14

Bibliographical note

Publisher Copyright:
© 2014 IEEE.

Keywords

Formatting
insert
style
styling

Access to Document

10.1109/HPCC.2014.202

Cite this

Hung, C. L., Wang, H. H., Fu, C. T., & Ou, C. S. (2014). Parallel subcircuit extraction algorithm on GPGPUs. In Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014 (pp. 1248-1252). Article 7056902 (Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/HPCC.2014.202

Hung, Che Lun ; Wang, Hsiao Hsi ; Fu, Chun Ting et al. / Parallel subcircuit extraction algorithm on GPGPUs. Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 1248-1252 (Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014).

@inproceedings{02f64ed899254cbdbb275ebbee16822e,

title = "Parallel subcircuit extraction algorithm on GPGPUs",

abstract = "Subcircuit Extraction plays an important role in Computer-Aided-Design of digital circuits. With the rapid growth of wafer processing technologies, the integration is from very large scale to giga large scale. Therefore, to extract sub circuits from such large scale integration is computation-consuming problem. In this paper, we propose a parallel sub circuit extraction algorithm on graphic processing unit. The experimental result shows that the proposed algorithm can achieve over 3x-7x times faster than serial algorithm.",

keywords = "Formatting, insert, style, styling",

author = "Hung, {Che Lun} and Wang, {Hsiao Hsi} and Fu, {Chun Ting} and Ou, {Chia Shin}",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.; 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014 ; Conference date: 20-08-2014 Through 22-08-2014",

year = "2014",

month = mar,

day = "9",

doi = "10.1109/HPCC.2014.202",

language = "英语",

series = "Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1248--1252",

booktitle = "Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014",

address = "美国",

}

Hung, CL, Wang, HH, Fu, CT & Ou, CS 2014, Parallel subcircuit extraction algorithm on GPGPUs. in Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014., 7056902, Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014, Institute of Electrical and Electronics Engineers Inc., pp. 1248-1252, 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014, Paris, France, 20/08/14. https://doi.org/10.1109/HPCC.2014.202

Parallel subcircuit extraction algorithm on GPGPUs. / Hung, Che Lun; Wang, Hsiao Hsi; Fu, Chun Ting et al.
Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 1248-1252 7056902 (Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Parallel subcircuit extraction algorithm on GPGPUs

AU - Hung, Che Lun

AU - Wang, Hsiao Hsi

AU - Fu, Chun Ting

AU - Ou, Chia Shin

PY - 2014/3/9

Y1 - 2014/3/9

N2 - Subcircuit Extraction plays an important role in Computer-Aided-Design of digital circuits. With the rapid growth of wafer processing technologies, the integration is from very large scale to giga large scale. Therefore, to extract sub circuits from such large scale integration is computation-consuming problem. In this paper, we propose a parallel sub circuit extraction algorithm on graphic processing unit. The experimental result shows that the proposed algorithm can achieve over 3x-7x times faster than serial algorithm.

AB - Subcircuit Extraction plays an important role in Computer-Aided-Design of digital circuits. With the rapid growth of wafer processing technologies, the integration is from very large scale to giga large scale. Therefore, to extract sub circuits from such large scale integration is computation-consuming problem. In this paper, we propose a parallel sub circuit extraction algorithm on graphic processing unit. The experimental result shows that the proposed algorithm can achieve over 3x-7x times faster than serial algorithm.

KW - Formatting

KW - insert

KW - style

KW - styling

UR - http://www.scopus.com/inward/record.url?scp=84949925415&partnerID=8YFLogxK

U2 - 10.1109/HPCC.2014.202

DO - 10.1109/HPCC.2014.202

M3 - 会议稿件

AN - SCOPUS:84949925415

T3 - Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014

SP - 1248

EP - 1252

BT - Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014

Y2 - 20 August 2014 through 22 August 2014

ER -

Hung CL, Wang HH, Fu CT, Ou CS. Parallel subcircuit extraction algorithm on GPGPUs. In Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 1248-1252. 7056902. (Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014). doi: 10.1109/HPCC.2014.202

Parallel subcircuit extraction algorithm on GPGPUs

Abstract

Publication series

Conference

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this