Reliability analysis of amorphous silicon thin-film transistors during accelerated ESD stress

Jung Ruey Tsai, Ting Ting Wen, Shao Ming Yang, Gene Sheu, Ruey Dar Chang, Yi Jhen Syu, Chin Ping Liu, Hsiu Fu Chang, Zhao Hui Wei

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This work investigates the degradation of electrical characteristics of amorphous silicon thin-film transistors during the accelerated ESD stress with a 40V high voltage and a high/low current of 2 mA/0.1 μA conditions. Both the leakage current and the threshold voltage shift are severe as the accelerated ESD stress applied at the gate region. The 40V accelerated ESD stress with a high current has more severe impact on the electrical performance of device than that with a low current.

Original languageEnglish
Title of host publicationProceedings of the 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages318-321
Number of pages4
ISBN (Electronic)9781479999286, 9781479999286
DOIs
StatePublished - 25 08 2015
Event22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2015 - Hsinchu, Taiwan
Duration: 29 06 201502 07 2015

Publication series

NameProceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
Volume2015-August

Conference

Conference22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2015
Country/TerritoryTaiwan
CityHsinchu
Period29/06/1502/07/15

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

Fingerprint

Dive into the research topics of 'Reliability analysis of amorphous silicon thin-film transistors during accelerated ESD stress'. Together they form a unique fingerprint.

Cite this