| Translated title of the contribution | 可展延之GF(2m)乘法硬體架構 |
|---|---|
| Original language | American English |
| Supervisors/Advisors |
|
| State | Published - 2009 |
| Externally published | Yes |
Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver
Scalable Hardware Architectures for Computing Multiplications over GF(2m)
- 陳進欽
Research output: Types of Thesis › Doctoral thesis