Technology CAD of SiGe-heterojunction field effect transistors

  • S. Maikap*
  • , B. Senapati
  • , C. K. Maiti
  • *Corresponding author for this work

Research output: Contribution to journalJournal Article peer-review

1 Scopus citations

Abstract

A 2-D virtual wafer fabrication simulation suite has been employed for the technology CAD of SiGe channel heterojunction field effect transistors (HFETs). Complete fabrication process of SiGep-HFETs has been simulated. The SiGe material parameters and mobility model were incorporated to simulate Si/SiGe p-HFETs with a uniform germanium channel having an Leff of 0.5 μm. A significant improvement in linear transconductance is observed when compared to control-silicon p-MOSFETs.

Original languageEnglish
Pages (from-to)195-199
Number of pages5
JournalDefence Science Journal
Volume51
Issue number2
DOIs
StatePublished - 04 2001
Externally publishedYes

Keywords

  • CMOS circuits
  • Computer-aided design
  • Heterojunction field effect transistors
  • Heterostructure devices
  • MOSFETs
  • SiGe p-HFETs
  • Virtual wafer fabrication simulation

Fingerprint

Dive into the research topics of 'Technology CAD of SiGe-heterojunction field effect transistors'. Together they form a unique fingerprint.

Cite this