VLSI implementation of the motion estimator with two-dimensional data-reuse

Yeong Kang Lai, Yeong Lin Lai, Yuan Chen Liu, Liang Gee Chen

Research output: Contribution to journalJournal Article peer-review

5 Scopus citations


This paper describes the VLSI implementation with two-dimensional (2-D) data-reuse architecture for full-search block-matching algorithm. Based on a one-dimensional processing element (PE) array and two data-interlacing shift-register arrays, the proposed VLSI architecture can efficiently reuse data to decrease external memory accesses and save the pin counts. It also achieves 100% hardware utilization and a high throughput rate. In addition, the same chips can be cascaded for different block sizes, search ranges, and pixel rates.

Original languageEnglish
Pages (from-to)623-629
Number of pages7
JournalIEEE Transactions on Consumer Electronics
Issue number3
StatePublished - 1998


Dive into the research topics of 'VLSI implementation of the motion estimator with two-dimensional data-reuse'. Together they form a unique fingerprint.

Cite this