0.5-V 5.6-GHz CMOS receiver subsystem

Hsiao Chin Chen*, Tao Wang, Hung Wei Chiu, Tze Huei Kao, Shey Shi Lu

*此作品的通信作者

研究成果: 期刊稿件文章同行評審

15 引文 斯高帕斯(Scopus)

摘要

The building blocks of a 0.5-V receiver, including a receiver front-end and a low-pass filter (LPF), are fabricated using 0.18-μ CMOS technology. At 5.6 GHz, the receiver front-end achieves a voltage gain of 17.1 dB and a noise figure of 8.7 dB, while dissipating at 19.4 mW. The fifth-order low-pass Chebyshev filter achieves a corner frequency of 2.6 MHz and an input-referred noise of 28.5 nV/sqrt (Hz) at 6.8 mW. The receiver front-end is further integrated with the LPFs to form a highly integrated receiver subsystem at ultra-low voltage.

原文英語
文章編號4745831
頁(從 - 到)329-335
頁數7
期刊IEEE Transactions on Microwave Theory and Techniques
57
發行號2
DOIs
出版狀態已出版 - 02 2009
對外發佈

指紋

深入研究「0.5-V 5.6-GHz CMOS receiver subsystem」主題。共同形成了獨特的指紋。

引用此