A 16-bit sigma-delta A/D converter with high-performance operational amplifiers

Joongho Choi; Bing J. Sheu; Bang W. Lee

doi:10.1007/BF01239245

A 16-bit sigma-delta A/D converter with high-performance operational amplifiers

Joongho Choi^*, Bing J. Sheu, Bang W. Lee

^*此作品的通信作者

University of Southern California

研究成果: 期刊稿件 › 文章 › 同行評審

7 引文斯高帕斯（Scopus）

摘要

A fourth-order interpolative modulator was designed and fabricated in a 2-μm CMOS technology. As a key building block, a fully-differential folded-cascode operational amplifier has been developed and successfully tested. The main design emphasis is placed on achieving a fast settling behavior. The fully-differential analog modulator operates at the rate of 5.12 MHz and provides a signal-to-noise ratio higher than 96 dB for 16-bit analog-to-digital conversion.

原文	英語
頁（從 - 到）	105-119
頁數	15
期刊	Analog Integrated Circuits and Signal Processing
卷	6
發行號	2
DOIs	https://doi.org/10.1007/BF01239245
出版狀態	已出版 - 09 1994
對外發佈	是

存取文件

10.1007/BF01239245

其它文件與鏈接

Link to publication in Scopus

引用此

@article{3b01e26c33e44f7e8903373e55483f92,

title = "A 16-bit sigma-delta A/D converter with high-performance operational amplifiers",

abstract = "A fourth-order interpolative modulator was designed and fabricated in a 2-μm CMOS technology. As a key building block, a fully-differential folded-cascode operational amplifier has been developed and successfully tested. The main design emphasis is placed on achieving a fast settling behavior. The fully-differential analog modulator operates at the rate of 5.12 MHz and provides a signal-to-noise ratio higher than 96 dB for 16-bit analog-to-digital conversion.",

author = "Joongho Choi and Sheu, {Bing J.} and Lee, {Bang W.}",

year = "1994",

month = sep,

doi = "10.1007/BF01239245",

language = "英语",

volume = "6",

pages = "105--119",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "2",

}

TY - JOUR

T1 - A 16-bit sigma-delta A/D converter with high-performance operational amplifiers

AU - Choi, Joongho

AU - Sheu, Bing J.

AU - Lee, Bang W.

PY - 1994/9

Y1 - 1994/9

N2 - A fourth-order interpolative modulator was designed and fabricated in a 2-μm CMOS technology. As a key building block, a fully-differential folded-cascode operational amplifier has been developed and successfully tested. The main design emphasis is placed on achieving a fast settling behavior. The fully-differential analog modulator operates at the rate of 5.12 MHz and provides a signal-to-noise ratio higher than 96 dB for 16-bit analog-to-digital conversion.

AB - A fourth-order interpolative modulator was designed and fabricated in a 2-μm CMOS technology. As a key building block, a fully-differential folded-cascode operational amplifier has been developed and successfully tested. The main design emphasis is placed on achieving a fast settling behavior. The fully-differential analog modulator operates at the rate of 5.12 MHz and provides a signal-to-noise ratio higher than 96 dB for 16-bit analog-to-digital conversion.

UR - http://www.scopus.com/inward/record.url?scp=0028498167&partnerID=8YFLogxK

U2 - 10.1007/BF01239245

DO - 10.1007/BF01239245

M3 - 文章

AN - SCOPUS:0028498167

SN - 0925-1030

VL - 6

SP - 105

EP - 119

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 2

ER -

A 16-bit sigma-delta A/D converter with high-performance operational amplifiers

摘要

存取文件

其它文件與鏈接

指紋

引用此