A low-phase-noise area-efficient 3-D LC VCO in standard 0.18-um CMOS technology

Hsiao Chin Chen*, Tao Wang, Shey Shi Lu, Guo Wei Huang

*此作品的通信作者

研究成果: 圖書/報告稿件的類型會議稿件同行評審

2 引文 斯高帕斯(Scopus)

摘要

A miniaturized (0.224 mm2) 4.5-5.0 GHz 3-D LC VCO possessing area-efficient metal-6 on-chip inductors is implemented in 0.18 um 1P6M CMOS technology. With inductors directly above the other devices, this VCO shows a measured phase noise of -124.6 dBc / Hz at 1 MHz offset from the 4.9 GHz carrier while dissipating 24 mW. The figure-of-merit (-184.7 dBc/Hz) achieved is better than most of the previous state-of-art results of the CMOS LC VCOs while occupying only half the die area.

原文英語
主出版物標題2006 IEEE Mediterranean Electrotechnical Conference, MELECON 2006 - Circuits and Systems for Signal Processing, lnformation and Communication Technologies, and Power Sources and Systems
頁面202-205
頁數4
出版狀態已出版 - 2006
對外發佈
事件2006 IEEE Mediterranean Electrotechnical Conference, MELECON 2006 - Benalmadena, Malaga, 西班牙
持續時間: 16 05 200619 05 2006

出版系列

名字Proceedings of the Mediterranean Electrotechnical Conference - MELECON
2006

Conference

Conference2006 IEEE Mediterranean Electrotechnical Conference, MELECON 2006
國家/地區西班牙
城市Benalmadena, Malaga
期間16/05/0619/05/06

指紋

深入研究「A low-phase-noise area-efficient 3-D LC VCO in standard 0.18-um CMOS technology」主題。共同形成了獨特的指紋。

引用此