A parallel decoder design for low latency turbo decoding

Ya Cheng Lu*, Erl Huei Lu

*此作品的通信作者

研究成果: 圖書/報告稿件的類型會議稿件同行評審

7 引文 斯高帕斯(Scopus)

摘要

To reduce the iterative decoding time in turbo coding, a new parallel decoding algorithm for turbo decoders is proposed. Different than the previous approaches of using multiple SISO decoders to process sub-block MAP decoding in parallel, the new parallel turbo decoder immediately passes the extrinsic information of each message bit which is generated by one SISO decoder to the other SISO decoders bit by bit. Thus, the component decoders corresponding to different received sequence perform in parallel and the interleaver delay is eliminated. Simulation results show that with this parallel scheme, decoding time is halved while the performance in terms of BER is comparable, and in some cases superior, to the general turbo decoder.

原文英語
主出版物標題Second International Conference on Innovative Computing, Information and Control, ICICIC 2007
發行者IEEE Computer Society
ISBN(列印)0769528821, 9780769528823
DOIs
出版狀態已出版 - 2007
事件2nd International Conference on Innovative Computing, Information and Control, ICICIC 2007 - Kumamoto, 日本
持續時間: 05 09 200707 09 2007

出版系列

名字Second International Conference on Innovative Computing, Information and Control, ICICIC 2007

Conference

Conference2nd International Conference on Innovative Computing, Information and Control, ICICIC 2007
國家/地區日本
城市Kumamoto
期間05/09/0707/09/07

指紋

深入研究「A parallel decoder design for low latency turbo decoding」主題。共同形成了獨特的指紋。

引用此