跳至主導覽 跳至搜尋 跳過主要內容

A reliability model for low-temperature polycrystalline silicon thin-film transistors

  • Chih Yang Chen*
  • , Jam Wem Lee
  • , Po Hao Lee
  • , Wei Cheng Chen
  • , Hsiao Yi Lin
  • , Kuan Lin Yeh
  • , Ming Wen Ma
  • , Shen De Wang
  • , Tan Fu Lei
  • *此作品的通信作者
  • National Yang Ming Chiao Tung University
  • National Nano Device Laboratories Taiwan
  • Innolux Corporation

研究成果: 期刊稿件 › 文章 › 同行評審

16 引文 斯高帕斯(Scopus)

摘要

We proposed here a reliability model that successfully introduces both the physical mechanisms of negative bias temperature instability (NBTI) and hot carrier stress (HCS) for p-channel low-temperature polycrystalline silicon thin-film transistors (LTPS TFTs). The proposed model is highly matched with the experimental results, in which the NBTI dominates the device reliability at small negative drain bias while the HCS dominates the degradation at large negative drain bias. In summary, the proposed model provides a comprehensive way to predict the lifetime of the p-channel LTPS TFTs, which is especially necessary for the system-on-panel circuitry design.

原文英語
頁(從 - 到)392-394
頁數3
期刊IEEE Electron Device Letters
卷28
發行號5
DOIs
出版狀態已出版 - 05 2007
對外發佈是

指紋

深入研究「A reliability model for low-temperature polycrystalline silicon thin-film transistors」主題。共同形成了獨特的指紋。

引用此