All-Digital Fast-Locked Synchronous Duty-Cycle Corrector

Shao Ku Kao; Shen Iuan Liu

doi:10.1109/TCSII.2006.885396

All-Digital Fast-Locked Synchronous Duty-Cycle Corrector

Shao Ku Kao
, Shen Iuan Liu

National Taiwan University

研究成果: 期刊稿件 › 文章 › 同行評審

40 引文斯高帕斯（Scopus）

摘要

An all-digital fast-locked synchronous duty-cycle corrector is presented. It corrects the duty cycle and synchronizes the input and output clocks in 10 clock cycles. The proposed circuit has been fabricated in a 0.18- μ m CMOS technology. The measured duty-cycle error is between 1.5% and —1.4% for the input duty cycle of 40% ~ 60%. The measured peak-to-peak jitter is 12.9 ps at 1 GHz. The measured operation frequency range is from 0.8 GHz to 1.2 GHz.

原文	英語
頁（從 - 到）	1363-1367
頁數	5
期刊	IEEE Transactions on Circuits and Systems II: Express Briefs
卷	53
發行號	12
DOIs	https://doi.org/10.1109/TCSII.2006.885396
出版狀態	已出版 - 12 2006
對外發佈	是

存取文件

10.1109/TCSII.2006.885396

其它文件與鏈接

Link to publication in Scopus

引用此

@article{93e0f86131204d0cb0e887bc2cf0c4a8,

title = "All-Digital Fast-Locked Synchronous Duty-Cycle Corrector",

abstract = "An all-digital fast-locked synchronous duty-cycle corrector is presented. It corrects the duty cycle and synchronizes the input and output clocks in 10 clock cycles. The proposed circuit has been fabricated in a 0.18- μ m CMOS technology. The measured duty-cycle error is between 1.5\% and {\textemdash}1.4\% for the input duty cycle of 40\% \textasciitilde{} 60\%. The measured peak-to-peak jitter is 12.9 ps at 1 GHz. The measured operation frequency range is from 0.8 GHz to 1.2 GHz.",

keywords = "All-digital, duty-cycle corrector (DCC), fast-locked",

author = "Kao, \{Shao Ku\} and Liu, \{Shen Iuan\}",

year = "2006",

month = dec,

doi = "10.1109/TCSII.2006.885396",

language = "英语",

volume = "53",

pages = "1363--1367",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "12",

}

TY - JOUR

T1 - All-Digital Fast-Locked Synchronous Duty-Cycle Corrector

AU - Kao, Shao Ku

AU - Liu, Shen Iuan

PY - 2006/12

Y1 - 2006/12

N2 - An all-digital fast-locked synchronous duty-cycle corrector is presented. It corrects the duty cycle and synchronizes the input and output clocks in 10 clock cycles. The proposed circuit has been fabricated in a 0.18- μ m CMOS technology. The measured duty-cycle error is between 1.5% and —1.4% for the input duty cycle of 40% ~ 60%. The measured peak-to-peak jitter is 12.9 ps at 1 GHz. The measured operation frequency range is from 0.8 GHz to 1.2 GHz.

AB - An all-digital fast-locked synchronous duty-cycle corrector is presented. It corrects the duty cycle and synchronizes the input and output clocks in 10 clock cycles. The proposed circuit has been fabricated in a 0.18- μ m CMOS technology. The measured duty-cycle error is between 1.5% and —1.4% for the input duty cycle of 40% ~ 60%. The measured peak-to-peak jitter is 12.9 ps at 1 GHz. The measured operation frequency range is from 0.8 GHz to 1.2 GHz.

KW - All-digital

KW - duty-cycle corrector (DCC)

KW - fast-locked

UR - https://www.scopus.com/pages/publications/33947422477

U2 - 10.1109/TCSII.2006.885396

DO - 10.1109/TCSII.2006.885396

M3 - 文章

AN - SCOPUS:33947422477

SN - 1549-7747

VL - 53

SP - 1363

EP - 1367

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 12

ER -

All-Digital Fast-Locked Synchronous Duty-Cycle Corrector

摘要

存取文件

其它文件與鏈接

指紋

引用此