摘要
The paper presents a low power, wideband operational trans-conductance amplifier (OTA) for applications to drive large capacitive loads. In order to satisfy the low static power dissipation, high-speed, while reserving high current driving capability, the complementary slew-rate enhancer in conjunction with a dual class AB input stage to improve the slew-rate of a rail-to-rail two-stage OTA is proposed. The proposed architecture was implemented using 0.5 µm CMOS process with a supply voltage of 5 V. The slew-rate can achieve 68 V/µsec at static power dissipation of 0.9 mW, which can be used to efficiently drive larger than 6 nF capacitive load. The measured output has a total harmonic distortion of less than 5%.
| 原文 | 英語 |
|---|---|
| 頁(從 - 到) | 295-296 |
| 頁數 | 2 |
| 期刊 | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences |
| 卷 | E103A |
| 發行號 | 1 |
| DOIs | |
| 出版狀態 | 已出版 - 2020 |
| 對外發佈 | 是 |
文獻附註
Publisher Copyright:Copyright © 2020 The Institute of Electronics, Information and Communication Engineers
指紋
深入研究「An integrated wideband operational transconductance amplifier with complementary slew-rate enhancer」主題。共同形成了獨特的指紋。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver