Design of a CMOS quadrature VCO with current reuse method

Y. C. Chiang*, T. F. Han, H. H. Hsu


研究成果: 期刊稿件文章同行評審

4 引文 斯高帕斯(Scopus)


This work presents the design of a CMOS quadrature voltage-controlled oscillator (QVCO) constructed in a totem-pole configuration in order to reuse the bias current and lower the power consumption. A new feature of using four RC delay lines connected at the output ports of an oscillator is adopted in order to obtain the desired quadrature phase shift of the oscillation signals. An experimental chip is designed and fabricated using 0.18-μm CMOS technology to verify the effectiveness of the design concept. The measurement result shows that the center oscillation frequency of the prototype is 6.3 GHz, associated with a 100-MHz tuning range and - 108.7-dBc/Hz phase noise at 1-MHz offset.

頁(從 - 到)202-204
期刊Microwave and Optical Technology Letters
出版狀態已出版 - 20 01 2005


深入研究「Design of a CMOS quadrature VCO with current reuse method」主題。共同形成了獨特的指紋。