Graphene/fluorographene heterostructure for nano ribbon transistor channel

Kai Ping Chang, Kuan I. Ho, Mohamed Boutchich, Julien Chaste, Hakim Arezki, Chao Sung Lai*

*此作品的通信作者

研究成果: 期刊稿件文章同行評審

8 引文 斯高帕斯(Scopus)

摘要

4H-SiC multilayer graphene/fluorographene heterostructures have been implemented to fabricate a 40 nm transistor channel. The plasma-assisted fluorination process with a carbon-to-fluorine ratio of ∼1 allows the passivation of the sidewalls with a substantial reduction in the channel width to form multilayer graphene nanoribbons (GNRs). A graphene channel is completely embedded in the passivated top and sidewalls of graphene. the gate leakage is in the nanoampere range, which makes the fluorinated dielectric robust enough for tunnel barrier. We have fabricated top gate transistors using this heterostructure and demonstrated the onset of rectification using this process. Despite the limited on/off ratio, I-V characteristics of GNRs of 40 nm channel width show a clear improvement compared to 50 μm device indicating that this process is a potential route to pattern nanoribbons.

原文英語
文章編號015005
頁(從 - 到)1V
期刊Semiconductor Science and Technology
35
發行號1
DOIs
出版狀態已出版 - 2020

文獻附註

Publisher Copyright:
© 2019 IOP Publishing Ltd.

指紋

深入研究「Graphene/fluorographene heterostructure for nano ribbon transistor channel」主題。共同形成了獨特的指紋。

引用此