High-performance 90-nm dual-gate nMOSFETs with field-plate technology

Jeffrey S. Fu, Hsien Chin Chiu, Po Yu Ke, Ting Huei Chen, Wu Shiung Feng

研究成果: 期刊稿件文章同行評審

2 引文 斯高帕斯(Scopus)

摘要

In this letter, high-performance 90-nm dual-gate nMOSFETs with field-plate (FP) metal were demonstrated for high-power and low-frequency noise device applications. The proposed dual-gate nMOSFETs with FP metals had a higher maximum oscillation frequency fMAX, a lower noise power spectral density, and a higher output power Pout than traditional dual-gate architecture. These improvements were obtained because two extra FP-induced depletion regions were present, and the total electrical field was suppressed, yielding high output resistance and higher output power. These FP-induced depletion regions also pushed the carriers into deeper channels and reduced the number of opportunities for carriers to be trapped by surface states between gate and drain terminals. Based on the dependence of the normalized noise power spectral density SIDID2 on the gate voltage, the FP dual gate had a low noise power spectral density and a low range of Hooge factors at high current.

原文英語
文章編號5706336
頁(從 - 到)291-293
頁數3
期刊IEEE Electron Device Letters
32
發行號3
DOIs
出版狀態已出版 - 03 2011

指紋

深入研究「High-performance 90-nm dual-gate nMOSFETs with field-plate technology」主題。共同形成了獨特的指紋。

引用此