Hippocampal model implementation using VLSI table-look-up and model-based approaches

Richard H. Tsai; Eric Y. Chou; Bing J. Sheu; Theodore W. Berger

Hippocampal model implementation using VLSI table-look-up and model-based approaches

Richard H. Tsai^*
, Eric Y. Chou
, Bing J. Sheu
, Theodore W. Berger

^*此作品的通信作者

University of Southern California

研究成果: 會議稿件的類型 › 論文 › 同行評審

2 引文斯高帕斯（Scopus）

摘要

The hippocampus region of the brain system performs cognitive functions of learning and memory. VLSI design of a hippocampal model has been proposed and two mixed analog-digital chips which use analog circuits for parallel computing and digital circuits for interconnection were designed. The design with one extensive hippocampal neuron has been sent for fabrication. One of the objectives of this research effort is to incorporate adequate biological constraints into the microelectronic chips and systems.

原文	英語
頁面	1508-1512
頁數	5
出版狀態	已出版 - 1995
對外發佈	是
事件	Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6) - Perth, Aust 持續時間: 27 11 1995 → 01 12 1995

Conference

Conference	Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6)
城市	Perth, Aust
期間	27/11/95 → 01/12/95

其它文件與鏈接

Link to publication in Scopus

引用此

@conference{b0854f756ef7426c91be5479cc3e4d31,

title = "Hippocampal model implementation using VLSI table-look-up and model-based approaches",

abstract = "The hippocampus region of the brain system performs cognitive functions of learning and memory. VLSI design of a hippocampal model has been proposed and two mixed analog-digital chips which use analog circuits for parallel computing and digital circuits for interconnection were designed. The design with one extensive hippocampal neuron has been sent for fabrication. One of the objectives of this research effort is to incorporate adequate biological constraints into the microelectronic chips and systems.",

author = "Tsai, \{Richard H.\} and Chou, \{Eric Y.\} and Sheu, \{Bing J.\} and Berger, \{Theodore W.\}",

year = "1995",

language = "英语",

pages = "1508--1512",

note = "Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6) ; Conference date: 27-11-1995 Through 01-12-1995",

}

TY - CONF

T1 - Hippocampal model implementation using VLSI table-look-up and model-based approaches

AU - Tsai, Richard H.

AU - Chou, Eric Y.

AU - Sheu, Bing J.

AU - Berger, Theodore W.

PY - 1995

Y1 - 1995

N2 - The hippocampus region of the brain system performs cognitive functions of learning and memory. VLSI design of a hippocampal model has been proposed and two mixed analog-digital chips which use analog circuits for parallel computing and digital circuits for interconnection were designed. The design with one extensive hippocampal neuron has been sent for fabrication. One of the objectives of this research effort is to incorporate adequate biological constraints into the microelectronic chips and systems.

AB - The hippocampus region of the brain system performs cognitive functions of learning and memory. VLSI design of a hippocampal model has been proposed and two mixed analog-digital chips which use analog circuits for parallel computing and digital circuits for interconnection were designed. The design with one extensive hippocampal neuron has been sent for fabrication. One of the objectives of this research effort is to incorporate adequate biological constraints into the microelectronic chips and systems.

UR - https://www.scopus.com/pages/publications/0029535720

M3 - 论文

AN - SCOPUS:0029535720

SP - 1508

EP - 1512

T2 - Proceedings of the 1995 IEEE International Conference on Neural Networks. Part 1 (of 6)

Y2 - 27 November 1995 through 1 December 1995

ER -

Hippocampal model implementation using VLSI table-look-up and model-based approaches

摘要

Conference

其它文件與鏈接

指紋

引用此