跳至主導覽 跳至搜尋 跳過主要內容

Improved device performance of GaN/AlGaN high-electron-mobility transistor using PdO gate interlayer

  • Ray Ming Lin*
  • , Fu Chuan Chu
  • , Atanu Das
  • , Sheng Yu Liao
  • , Vin Cent Su
  • *此作品的通信作者
  • Chang Gung University
  • National Taiwan University

研究成果: 期刊稿件文章同行評審

5 引文 斯高帕斯(Scopus)

摘要

We demonstrate significant improvements of GaN/AlGaN high-electron-mobility transistors (HEMTs) by employing a PdO gate interlayer, which exhibit device performance superior to that of Pd Schottky gate HEMTs. The PdO gate interlayer effectively reduces the gate leakage current by four orders of magnitude, and it also increases the ION/IOFF ratio to four orders of magnitude. The improved AlGaN/GaN/PdO HEMT shows a nearly ideal subthreshold slope of 66 mV/dec. The flicker noise characteristic is also observed to be lower in PdO-gate HEMTs than in Pd-Gate HEMTs. The high-work-function PdO layer and associated barrier height enhancement are the origins of the improved device performance.

原文英語
文章編號111002
期刊Japanese Journal of Applied Physics
52
發行號11 PART 1
DOIs
出版狀態已出版 - 11 2013

指紋

深入研究「Improved device performance of GaN/AlGaN high-electron-mobility transistor using PdO gate interlayer」主題。共同形成了獨特的指紋。

引用此