跳至主導覽 跳至搜尋 跳過主要內容

Low gate interface traps AlGaN/GaN HEMTs using a lattice matched ZrZnO transparent gate design

  • Hsien Chin Chiu*
  • , Hsiang Chun Wang
  • , Chao Wei Lin
  • , Yi Cheng Luo
  • , Hsuan Ling Kao
  • , Feng Tso Chien
  • , Ping Kuo Weng
  • , Yan Tang Gau
  • , Hao Wei Chuang
  • *此作品的通信作者
  • Chang Gung University
  • Feng Chia University
  • Chung-shan Institute of Science and Technology Taiwan

研究成果: 期刊稿件 › 文章 › 同行評審

1 引文 斯高帕斯(Scopus)

摘要

AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors (MIS-HEMTs) using a radio-frequency magnetron sputtered ZrZnO transparent oxide layer as a gate insulator are investigated and compared with traditional GaN HEMTs. A negligible hysteresis voltage shift in the C-V curves is seen, from 0.09 V to 0.36 V, as the thickness of ZrZnO films increases. The composition of ZrZnO at different annealing temperatures is observed using X-ray photoelectron spectroscopy (XPS). The ZrZnO thin film achieves good thermal stability after 600 C, 700 C and 800 C post-deposition annealing (PDA) because of its high binding energy. Based on the interface trap density analysis, Dit has a value of 2.663 × 1012 cm-2/eV for 10-nm-thick ZrZnO-gate HEMTs and demonstrates better interlayer characteristics, which results in a better slopes for the Ids degradation (5.75 × 10-1 mA/mm K-1) for operation from 77 K to 300 K. The 10-nm-thick ZrZnO-gate device also exhibits a flat and a stable 1/f noise, as VGS-Vth, and at various operating temperatures. Therefore, ZrZnO has good potential for use as the transparent film for a gate insulator that improves the GaN-based FET threshold voltage and improves the number of surface defects at various operating temperatures.

原文英語
頁(從 - 到)1130-1136
頁數7
期刊Microelectronics Reliability
卷53
發行號8
DOIs
出版狀態已出版 - 08 2013

指紋

深入研究「Low gate interface traps AlGaN/GaN HEMTs using a lattice matched ZrZnO transparent gate design」主題。共同形成了獨特的指紋。

引用此