摘要
To exploit more parallelism in programs, superscalar multiprocessor systems, which exploit both fine-grained and coarsegrained parallelism, have been the trend in designing high-speed computing systems. Recently, the authors have developed a simulator for evaluating superscalar multiprocessor systems. This simulator models both a superscalar processor that can exploit instruction-level parallelism, and a shared-memory multiprocessor system that can exploit task-level parallelism. This simulator was used to run four applications chosen from the SPLASH-2 benchmark suite, and collected some performance data to investigate the parallelism exploitation capability of the superscalar multiprocessor systems in various configurations. It was observed that the instruction-level and task-level parallelism in programs can be exploited well by a moderate degree of superscalar processing and a high degree of multiprocessing. For example, the speedup of a 32-way multiprocessor with eight-issue processors can be over 200 relative to a single-issue uniprocessor.
| 原文 | 英語 |
|---|---|
| 頁(從 - 到) | 255-264 |
| 頁數 | 10 |
| 期刊 | IEE Proceedings: Computers and Digital Techniques |
| 卷 | 145 |
| 發行號 | 4 |
| DOIs | |
| 出版狀態 | 已出版 - 1998 |
| 對外發佈 | 是 |
指紋
深入研究「Parallelism exploitation in superscalar multiprocessing」主題。共同形成了獨特的指紋。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver