跳至主導覽 跳至搜尋 跳過主要內容

Reliability analysis of amorphous silicon thin-film transistors during accelerated ESD stress

  • Jung Ruey Tsai
  • , Ting Ting Wen
  • , Shao Ming Yang
  • , Gene Sheu
  • , Ruey Dar Chang
  • , Yi Jhen Syu
  • , Chin Ping Liu
  • , Hsiu Fu Chang
  • , Zhao Hui Wei

研究成果: 圖書/報告稿件的類型會議稿件同行評審

摘要

This work investigates the degradation of electrical characteristics of amorphous silicon thin-film transistors during the accelerated ESD stress with a 40V high voltage and a high/low current of 2 mA/0.1 μA conditions. Both the leakage current and the threshold voltage shift are severe as the accelerated ESD stress applied at the gate region. The 40V accelerated ESD stress with a high current has more severe impact on the electrical performance of device than that with a low current.

原文英語
主出版物標題Proceedings of the 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2015
發行者Institute of Electrical and Electronics Engineers Inc.
頁面318-321
頁數4
ISBN(電子)9781479999286, 9781479999286
DOIs
出版狀態已出版 - 25 08 2015
事件22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2015 - Hsinchu, 台灣
持續時間: 29 06 201502 07 2015

出版系列

名字Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
2015-August

Conference

Conference22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2015
國家/地區台灣
城市Hsinchu
期間29/06/1502/07/15

文獻附註

Publisher Copyright:
© 2015 IEEE.

指紋

深入研究「Reliability analysis of amorphous silicon thin-film transistors during accelerated ESD stress」主題。共同形成了獨特的指紋。

引用此