The effects of wafer topography after STI fill on ceria slurry CMP for beyond 110nm generation

Shing Yih Shih, Jian Jang Cheng, Chi Hsiang Kuo, Chang Rang Wu, Jeng Ping Lin, Pei Ing Lee

研究成果: 會議稿件的類型論文同行評審

摘要

As chip size shrinkage, similar to the pattern density effect, topography effect of STI structure would also strongly influence CMP performance due to STI filling process getting complication. In this paper, the STI topography effect on SiN erosion of direct ceria slurry CMP was studied on four different STI topography structures created by three different fill approaches on 110nm ground rule with AR∼4 and ∼8, in respectively. Besides, the performances of two kinds of ceria slurry with different selectivity of oxide to SiN were also compared.

原文英語
頁面197-200
頁數4
出版狀態已出版 - 2005
對外發佈
事件22nd International VLSI Multilevel Interconnection Conference, VMIC 2005 - Fremont, CA, 美國
持續時間: 04 10 200506 10 2005

Conference

Conference22nd International VLSI Multilevel Interconnection Conference, VMIC 2005
國家/地區美國
城市Fremont, CA
期間04/10/0506/10/05

指紋

深入研究「The effects of wafer topography after STI fill on ceria slurry CMP for beyond 110nm generation」主題。共同形成了獨特的指紋。

引用此